View of A METHOD TO REDUCE THE DYNAMIC POWER IN THE LOGICAL CHAIN OF CMOS VERY-LARGE-SCALE INTEGRATED CIRCUITS

Return to Article Details A METHOD TO REDUCE THE DYNAMIC POWER IN THE LOGICAL CHAIN OF CMOS VERY-LARGE-SCALE INTEGRATED CIRCUITS Download Download PDF