SYNTHESIS OF THE SQUARE ROOT EXTRACTION DEVICE BASED ON FPGA

Authors

  • A.K. TUMANYAN National Polytechnic University of Armenia Author
  • A.G. HOVHANNISYAN National Polytechnic University of Armenia Author
  • A.H. HAMAZASPYAN National Polytechnic University of Armenia Author
  • A.G. QAMALYAN National Polytechnic University of Armenia Author

Keywords:

FPGA, Verilog, LUT, CLB, square root

Abstract

Issues on designing a device for extracting the square root of an integer and floating-point numbers are considered. The two implementations of the device- the combination and the sequential type (with FSM) obtained by synthesis using a system design XILINX ISE Design Suite 14.2 are compared.

Downloads

Published

30.07.2026

Issue

Section

Articles

Most read articles by the same author(s)

Similar Articles

1-10 of 49

You may also start an advanced similarity search for this article.