SYNTHESIS OF THE SQUARE ROOT EXTRACTION DEVICE BASED ON FPGA
Keywords:
FPGA, Verilog, LUT, CLB, square rootAbstract
Issues on designing a device for extracting the square root of an integer and floating-point numbers are considered. The two implementations of the device- the combination and the sequential type (with FSM) obtained by synthesis using a system design XILINX ISE Design Suite 14.2 are compared.