TRANSFORMING THE VERILOG DESCRIPTION OF THE LOGICAL CIRCUIT IN THE SIGNAL FLOW GRAPH

Authors

  • A.G. HARUTYUNYAN National Polytechnic University of Armenia Author
  • A.R. MARTIROSYAN National Polytechnic University of Armenia Author

Keywords:

signal flow graph, ranking of elements, the binary tree

Abstract

A method for converting the Verilog description of a logical circuit into a signal flow graph is proposed, which makes it possible to automate the placement of elements based on the ranking of a given circuit. The proposed method is based on the presentation of the Verilog description of the logical scheme in the form of a binary data tree. The software of the proposed method is implemented.

Downloads

Published

13.04.2026

Issue

Section

Articles

Most read articles by the same author(s)

Similar Articles

31-40 of 100

You may also start an advanced similarity search for this article.