A SPEED INCREASING METHOD IN AUTOMATED WRITE LEVELING OF SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
Keywords:
SDRAM, clock signal, write leveling, fly-by topologyAbstract
The procedure of write leveling which has a key role in the synchronous dynamic random access memory (SDRAM) is investigated. The mentioned procedure was modeled and some key parameters were measured. During the investigation, it was found that the procedure has a long delay. For the speed increase, some change is proposed in the write leveling algorithm.