A SPEED INCREASING METHOD IN AUTOMATED WRITE LEVELING OF SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY

Authors

  • Z.M. AVETISYAN National Polytechnic University of Armenia Author

Keywords:

SDRAM, clock signal, write leveling, fly-by topology

Abstract

The procedure of write leveling which has a key role in the synchronous dynamic random access memory (SDRAM) is investigated. The mentioned procedure was modeled and some key parameters were measured. During the investigation, it was found that the procedure has a long delay. For the speed increase, some change is proposed in the write leveling algorithm.

Downloads

Published

05.05.2026

Issue

Section

Articles

Similar Articles

1-10 of 42

You may also start an advanced similarity search for this article.