DEVELOPING THE BLOCK OF CORRELATION PREDICTION OF BRANCH INSTRUCTIONS IN MODERN PROCESSORS
Keywords:
instruction-level parallelism (pipelining), correlation prediction system, branch history register (BHR), pattern history table (PHT)Abstract
A system, implementing the correlation prediction of branch instructions at pipelined processing in modern processors is considered, and the block diagram of the prediction block is developed. Estimates of the developed block of correlation prediction from the point of view of speed and hardware costs when designing based on FPGA are given.